## Features

- Complete four-quadrant multiplier with output amprequires no extra components
- Good linearity of $0.3 \%$
- 90 MHz bandwidth for both $X$ and $Y$ inputs
- Operates on $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ supplies
- All inputs are differential
- $400 \mathrm{~V} / \mathrm{\mu s}$ slew rate


## Applications

- Modulation/Demodulation
- RMS computation
- Real-time power computation
- Nonlinearity correction/generation


## Ordering Information

| PART <br> NUMBER | TEMP. RANGE | PACKAGE | PKG. NO. |
| :---: | :---: | :---: | :---: |
| EL4450CN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Pin PDIP | MDP0031 |
| EL4450CM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Pin SO | MDP0027 |



IOUT Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30mA
$P_{D} \quad$ Maximum Power Dissipation. . . . . . . . . . . . . . . . . See Curves
$\mathrm{T}_{\mathrm{A}} \quad$ Operating Temperature Range $\ldots . . . . . . . . . . .40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ts Storage Temperature Range. . . . . . . . . . . . . $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Open-Loop DC Electrical Specifications Power Supplies at $\pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{OUT}}$.

| PARAMETER | DESCRIPTION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V DIFF | Differential Input Voltage-Clipping |  | 1.8 | 2.0 |  | V |
|  | 0.2\% nonlinearity |  |  | 1.0 |  | V |
| $\mathrm{V}_{\mathrm{CM}}$ | Common-Mode Range of $\mathrm{V}_{\text {DIFF }}=0, \mathrm{~V}_{S}= \pm 5 \mathrm{~V}$ |  | $\pm 2.5$ | $\pm 2.8$ |  | V |
|  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | $\pm 12.5$ | $\pm 12.8$ |  | V |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  |  | 8 | 35 | mV |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 9 | 20 | $\mu \mathrm{A}$ |
| los | Input Offset Current between $\mathrm{X}_{1 \mathrm{~N}^{+}}$and $\mathrm{X}_{1 \mathrm{IN}^{-},} \mathrm{Y}_{1 \mathrm{IN}^{+}}$and $\mathrm{Y}_{1 \mathrm{IN}^{-}}$, REF and FB |  |  | 0.5 | 4 | $\mu \mathrm{A}$ |
| Gain | Gain Factor of $\mathrm{V}_{\text {OUT }}=$ Gain $\times \mathrm{XIN}^{+} \times \mathrm{Y}_{\text {IN }}$ |  | 0.45 | 0.5 | 0.55 | V/V ${ }^{2}$ |
| NLx | Nonlinearity of X Input; $\mathrm{X}_{\text {IN }}$ between -1 V and +1 V |  |  | 0.3 | 0.7 | \% |
| NLy | Nonlinearity of Y Input; $\mathrm{Y}_{\text {IN }}$ between -1V and +1 V |  |  | 0.2 | 0.35 | \% |
| $\mathrm{R}_{\mathrm{IN}}$ | Input resistance | $\mathrm{X}_{1 \mathrm{~N}^{+}}$to $\mathrm{X}_{1 \mathrm{IN}^{-}}, \mathrm{Y}_{1 \mathrm{IN}^{+}}$to $\mathrm{Y}_{\text {IN }}$ |  | 230 |  | k $\Omega$ |
|  |  | REF to FB |  | 90 |  |  |
| CMRR | Common-Mode Rejection Ratio, $\mathrm{X}_{\text {IN }}$ and $\mathrm{Y}_{\text {IN }}$ |  | 70 | 90 |  | dB |
| PSRR | Power-Supply Rejection Ratio, FB |  | 60 | 72 |  | dB |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Swing ( $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\text {REF }}$ Varied) | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ | $\pm 2.5$ | $\pm 2.8$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 12.5$ | $\pm 12.8$ |  |  |
| Isc | Output Short-Circuit Current |  | 40 | 85 |  | mA |
| Is | Supply Current, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  |  | 15.4 | 18 | mA |

Closed-Loop AC Electrical Specifications Power Supplies at $\pm 12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$.

| PARAMETER | DESCRIPTION | MIN | TYP | MAX |
| :--- | :--- | :---: | :---: | :---: |
| BW, -3dB | -3dB Small-Signal Bandwidth, X or Y |  | 90 |  |
| BW, $\pm 0.1 \mathrm{~dB}$ | 0.1 dB Flatness Bandwidth |  | 10 | MHz |
| Peaking | Frequency Response Peaking |  | 1.0 | MHz |
| SR | Slew Rate, VOUT between -2V and +2 V | 300 | 400 | dB |
| $\mathrm{~V}_{\mathrm{N}}$ | Input-Referred Noise Voltage Density |  | $\mathrm{V} / \mathrm{Ms}$ |  |

## Test Circuit



Note: For typical performance curves, $R_{F}=0, R_{G}=\infty, V_{S}= \pm 5 \mathrm{~V}, R_{L}=500 \Omega$, and $C_{L}=15 p F$ unless otherwise noted.

## Typical Performance Curves



## Typical Performance Curves (Continued)





## Typical Performance Curves (Continued)













## Applications Information

The EL4450 is a complete four-quadrant multiplier with 90 MHz bandwidth. It has three sets of inputs; a differential multiplying X-input, a differential multiplying Y-input, and another differential input which is used to complete a feedback loop with the output. Here is a typical connection:
The gain of the feedback divider is H , and $H=R_{G} /\left(R_{G}+R_{F}\right)$. The transfer function of the part is:
$V_{\text {OUT }}=A_{O} \times\left(1 / 2 \times\left(\left(V_{\text {INX }}+-V_{\text {INX }}\right) \times\left(V_{\text {INY }}+V_{\text {INY }}\right)\right)+\right.$ $\left(V_{\text {REF }}-\mathrm{V}_{\mathrm{FB}}\right)$ ).
$\mathrm{V}_{\mathrm{FB}}$ is connected to $\mathrm{V}_{\mathrm{OUT}}$ through a feedback network, so
$\mathrm{V}_{\mathrm{FB}}=\mathrm{H}^{*} \mathrm{~V}_{\text {OUT }} . \mathrm{A}_{\mathrm{O}}$ is the open-loop gain of the amplifier, and is about 600. The large value of $A_{O}$ drives:

$$
\begin{aligned}
& \left(1 / 2 \times\left(\left(\mathrm{V}_{\text {INX }}+-\mathrm{V}_{\mathrm{INX}}-\right) \times\left(\mathrm{V}_{\mathrm{INY}}{ }^{+}-\mathrm{V}_{\text {INY }}\right)\right)+\left(\mathrm{V}_{\mathrm{REF}^{-}}\right.\right. \\
& \left.\left.\mathrm{V}_{\mathrm{FB}}\right)\right) \rightarrow 0 .
\end{aligned}
$$

Rearranging and substituting for $\mathrm{V}_{\mathrm{REF}}$ :

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=\left(1 / 2 \times\left(\left(\mathrm{V}_{\text {INX }}+-\mathrm{V}_{\text {INX }}\right) \times\left(\mathrm{V}_{\text {INY }}+-\mathrm{V}_{\text {INY }}\right)\right)\right. \\
& \left.+\mathrm{V}_{\mathrm{REF}}\right) / \mathrm{H}, \text { or } \mathrm{V}_{\mathrm{OUT}}=\left(\mathrm{XY} / 2+\mathrm{V}_{\mathrm{REF}}\right) / \mathrm{H}
\end{aligned}
$$

Thus the output is equal to one-half the product of $X$ and $Y$ inputs and offset by $\mathrm{V}_{\text {REF }}$ all gained up by the feedback divider ratio. The EL4450 is stable for a direct connection between $\mathrm{V}_{\text {OUT }}$ and FB, and the feedback divider may be used for higher output gain, although with the traditional loss of bandwidth.

It is important to keep the feedback divider's impedance at the FB terminal low so that stray capacitance does not diminish the loop's phase margin. The pole caused by the parallel impedance of the feedback resistors and stray capacitance should be at least 150 MHz ; typical strays of 3 pF thus require a feedback impedance of $360 \Omega$ or less. Alternatively, a small capacitor across $R_{F}$ can be used to create more of a frequency-compensated divider. The value of the capacitor should scale with the parasitic capacitance at the FB input. It is also practical to place small capacitors across both the feedback resistors (whose values maintain the desired gain) to swamp out parasitics. For instance, two 10pF capacitors across equal divider resistors for a maximum gain of 1 will dominate parasitic effects and allow a higher divider resistance.
The REF pin can be used as the output's ground reference, or for DC offsetting of the output, or it can be used to sum in another signal.

## Input Connections

The input transistors can be driven from resistive and capacitive sources, but are capable of oscillation when presented with an inductive input. It takes about 80 nH of series inductance to make the inputs actually oscillate, equivalent to four inches of unshielded wiring or about 6 of unterminated input transmission line. The oscillation has a characteristic frequency of 500 MHz . Placing one's finger (via
a metal probe) or an oscilloscope probe on the input will kill the oscillation. Normal high-frequency construction obviates any such problems, where the input source is reasonably close to the input. If this is not possible, one can insert series resistors of around to $51 \Omega$ to de-Q the inputs.

## Signal Amplitudes

Signal input common-mode voltage must be between (V-) +2.5 V and $(\mathrm{V}+)-2.5 \mathrm{~V}$ to ensure linearity. Additionally, the differential voltage on any input stage must be limited to $\pm 6 \mathrm{~V}$ to prevent damage. The differential signal range is $\pm 2 \mathrm{~V}$ in the EL4450. The input range is substantially constant with temperature.

## The Ground Pin

The ground pin draws only $6 \mu \mathrm{~A}$ maximum DC current, and may be biased anywhere between ( $\mathrm{V}-$ ) +2.5 V and ( $\mathrm{V}+$ ) -3.5 V . The ground pin is connected to the IC's substrate and frequency compensation components. It serves as a shield within the IC and enhances input stage CMRR over frequency, and if connected to a potential other than ground, it must be bypassed.

## Power Supplies

The EL4450 works well on supplies from $\pm 3 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$. The supplies may be of different voltages as long as the requirements of the GND pin are observed (see the Ground Pin section for a discussion). The supplies should be bypassed close to the device with short leads. $4.7 \mu \mathrm{~F}$ tantalum capacitors are very good, and no smaller bypasses need be placed in parallel. Capacitors as low as $0.01 \mu \mathrm{~F}$ can be used if small load currents flow.
Single-polarity supplies, such as +12 V with +5 V can be used, where the ground pin is connected to +5 V and V - to ground. The inputs and outputs will have to have their levels shifted above ground to accommodate the lack of negative supply.

The power dissipation of the EL4450 increases with power supply voltage, and this must be compatible with the package chosen. This is a close estimate for the dissipation of a circuit:

$$
\mathrm{P}_{\mathrm{D}}=2^{*} I_{\mathrm{S}}, \mathrm{max}^{*} \mathrm{~V}_{\mathrm{S}}+\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\mathrm{O}}\right)^{*} \mathrm{~V}_{\mathrm{O}} / \mathrm{R}_{\mathrm{PAR}}
$$

where
Is,max is the maximum supply current
$\mathrm{V}_{\mathrm{S}}$ is the $\pm$ supply voltage (assumed equal)
$\mathrm{V}_{\mathrm{O}}$ is the output voltage
$R_{\text {PAR }}$ is the parallel of all resistors loading the output
For instance, the EL4450 draws a maximum of 18 mA . With light loading, $R_{\text {PAR }} \rightarrow \infty$ and the dissipation with $\pm 5 \mathrm{~V}$ supplies is 180 mW . The maximum supply voltage that the device can run on for a given $\mathrm{P}_{\mathrm{D}}$ and the other parameters is:

$$
\mathrm{V}_{\mathrm{S}}, \max =\left(\mathrm{P}_{\mathrm{D}}+\mathrm{V}_{\mathrm{O}}^{2} / R_{\mathrm{PAR}}\right) /\left(2 I_{\mathrm{S}}+\mathrm{V}_{\mathrm{O}} / R_{\mathrm{PAR}}\right)
$$

The maximum dissipation a package can offer is:

$$
P_{D}, \max =\left(T_{J}, \max -T_{A}, \max \right) / \theta_{J A}
$$

Where
$\mathrm{T}_{\mathrm{J}, \mathrm{max}}$ is the maximum junction temperature, $150^{\circ} \mathrm{C}$ for reliability, less to retain optimum electrical performance
$\mathrm{T}_{\mathrm{A}}$, max is the ambient temperature, $70^{\circ} \mathrm{C}$ for commercial and $85^{\circ} \mathrm{C}$ for industrial range
$\theta_{\mathrm{JA}}$ is the thermal resistance of the mounted package, obtained from data sheet dissipation curves

The more difficult case is the SO-14 package. With a maximum junction temperature of $150^{\circ} \mathrm{C}$ and a maximum ambient temperature of $85^{\circ} \mathrm{C}$, the $65^{\circ} \mathrm{C}$ temperature rise and package thermal resistance of $120^{\circ} / \mathrm{W}$ gives a dissipation of 542 mW at $85^{\circ} \mathrm{C}$. This allows the full maximum operating supply voltage unloaded, but reduced if loaded significantly.

## Output Loading

The output stage is very powerful. It typically can source 85 mA and sink 120 mA . Of course, this is too much current to sustain and the part will eventually be destroyed by excessive dissipation or by metal traces on the die opening. The metal traces are completely reliable while delivering the 30 mA continuous output given in the Absolute Maximum Ratings table in this data sheet, or higher purely transient currents.

Gain accuracy degrades only $0.2 \%$ from no load to $100 \Omega$ load. Heavy resistive loading will degrade frequency response and video distortion for loads $<100 \Omega$.

Capacitive loads will cause peaking in the frequency response. If a capacitive load must be driven, a small-valued series resistor can be used to isolate it. $12 \Omega$ to $51 \Omega$ should suffice. A $22 \Omega$ series resistor will limit peaking to 2.5 dB with even a 220pF load.

## Mixer Applications

Because of its lower distortion levels, the Y input is the better choice for a mixer's signal port. The X input would receive oscillator amplitudes of about 1V RMS maximum. Carrier suppression is initially limited by the offset voltage of the $Y$ input, 20 mV maximum, and is about 37 dB worst-case. Better suppression can be obtained by nulling the offset of the $X$ input. Similarly, nulling the offset of the Y input will improve signal-port suppression. Driving an input differentially will also maximize feedthrough suppression at frequencies beyond 10 MHz .

## AC Level Detectors

Square-law converters are commonly used to convert AC signals to DC voltages corresponding to the original amplitude in subsystems like automatic gain controls (AGCs) and amplitude-stabilized oscillators. Due to the controlled AC amplitudes, the inputs of the multiplier will see a relatively constant signal level. Best performance will be obtained for
inputs between 200 mVRMS and 1VRMS. The traditional use of the EL4450 as an AGC detector and control loop would be:


FIGURE 1. TRADITIONAL AGC DETECTOR/DC FEEDBACK CIRCUIT

The EL4450 simply provides an output equal to the square of the input signal and an integrator filters out the AC component, while comparing the DC component to an amplitude reference. The integrator output is the DC control voltage to the variable-gain sections of the AGC (not shown). If a negative polarity of reference is required, one of the multiplier input terminal pairs is reversed, inverting the multiplier output. Input bias current will cause input voltage offsets due to source impedances; putting a compensating resistor in series with the grounded inputs of the EL4450 will reduce this offset greatly.

This control system will attempt to force:

$$
\mathrm{V}_{\mathrm{IN}}, \mathrm{RMS}^{2} / 4=\mathrm{V}_{\mathrm{REF}}
$$



FIGURE 2. SIMPLIFIED AGC DETECTOR/DC FEEDBACK CIRCUIT

The extra op-amp can be eliminated by using this circuit (Figure 2).

Here the internal op-amp of the EL4450 replaces the external amplifier. The feedback capacitor $\mathrm{C}_{\mathrm{F}}$ does not provide a perfect integration action; a zero occurs at a frequency of $1 / 2 \pi R C_{F}$. This is canceled by including another $R C_{F}$ pair at the AGC control output. If the reference voltage must be negative, the resistor at pin 11 is connected to ground rather than the reference and pin 10 connected to the reference.

The amplitude reference will have to support some AC currents flowing through R. If this is a problem, several changes can be made to eliminate it. The reference is connected to pin 10 and the resistor R connected to pin 11 reconnected to ground, and one of the multiplier input connections are reversed.

Square-law detectors have a restricted input range, about 10:1, because the output rapidly disappears into the DC errors as signal amplitudes reduce. This circuit gives a multiplier output that is the absolute value of the input, thus increasing range to 100:1 (Figure 3).

An ECL comparator produces an output corresponding to the sign of the input, which when multiplied by the input produces an effective absolute-value function. The RC product connected to the X inputs simply emulates the time delay of the comparator to maintain circuit accuracy at higher frequencies.

## Nonlinear Function Generation

The REF pin of the EL4450 can be used to sum in various quantities of polynomial function generators. For instance,


FIGURE 3. ABSOLUTE-VALUE INPUT CIRCUITRY


FIGURE 4. POLYNOMIAL FUNCTION GENERATOR
this sum of REF allows a linear signal path which can have various amounts of squared signal added (Figure 4).

The polarity of the squared signal can be reversed by swapping one of the $X$ or $Y$ input pairs.

The REF and FB pins also simplify feedback schemes that allow square-rooting.

The diode and IPULLDOWN assure that the output will always produce the positive square-root of the input signal. IPULLDOWN should be large enough to assure that the diode be forward-biased for any load current. In this configuration,
the bandwidth of the circuit will reduce for smaller input signals (Figure 5).

The REF and FB terminals can also be used to implement division.

The output frequency response reduces for smaller values of $\mathrm{V}_{\mathrm{X}}$, but is not affected by $\mathrm{V}_{\mathrm{REF}}($ Figure 6$)$.


FIGURE 6. DIVIDER CONNECTION

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

